

(19) World Intellectual Property Organization
International Bureau



(43) International Publication Date
27 April 2006 (27.04.2006)

PCT

(10) International Publication Number
WO 2006/043186 A1

(51) International Patent Classification:
G06F 13/42 (2006.01) **H04L 7/04** (2006.01)

(74) Agent: **VOLMER, Georg**; Philips Intellectual Property
&, Standards GmbH, Weisshausstr. 2, 52066 Aachen (DE).

(21) International Application Number:
PCT/IB2005/053300

(81) Designated States (*unless otherwise indicated, for every kind of national protection available*): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BW, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KM, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, LY, MA, MD, MG, MK, MN, MW, MX, MZ, NA, NG, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, SM, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, YU, ZA, ZM, ZW.

(22) International Filing Date: 7 October 2005 (07.10.2005)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:
04105213.5 21 October 2004 (21.10.2004) EP

(71) Applicant (*for DE only*): **PHILIPS INTELLECTUAL PROPERTY & STANDARDS GMBH** [DE/DE]; Stein-
damm 94, 20099 Hamburg (DE).

(84) Designated States (*unless otherwise indicated, for every kind of regional protection available*): ARIPO (BW, GH, GM, KE, LS, MW, MZ, NA, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IS, IT, LT, LU, LV, MC, NL, PL, PT, RO, SE, SI, SK, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

(71) Applicant (*for all designated States except DE, US*): **KONINKLIJKE PHILIPS ELECTRONICS N. V.** [NL/NL]; Groenewoudseweg 1, NL-5621 BA Eindhoven (NL).


Published:
— with international search report

(72) Inventor; and

(75) Inventor/Applicant (*for US only*): **WENZEL, Dirk** [DE/DE]; c/o Philips Intellectual Property &, Standards GmbH, Weisshausstr. 2, 52066 Aachen (DE).

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

(54) Title: SLAVE BUS SUBSCRIBER FOR A SERIAL DATA BUS



(57) Abstract: The invention relates to a slave bus subscriber for a serial data bus with a master bus subscriber, wherein the slave subscriber recognizes the bit rate of a data packet received over the data bus, whose header has a sync break field, a sync field and an ID field, with the help of the header of the data packet in such a manner that the periods between falling edges of bits having known bit intervals at least of the sync field and of the sync break field are evaluated and the bit rate is determined from the evaluated periods.

WO 2006/043186 A1

Slave bus subscriber for a serial data bus

The invention relates to a slave bus subscriber for a serial data bus to which additionally at least one master bus subscriber as well as possibly further slave bus subscribers are connected.

5 Such serial data bus systems are put to multiple use in vehicles for transmitting control signals and data to peripheral units. Such a known serial data bus system is, for example, the LIN data bus that is used for purposes for which no extremely strict requirement as regards transmission speed or reliability is made.

10 In such a serial data bus system, mostly one master bus subscriber and possibly several slave bus subscribers are provided. Particularly the slave bus subscribers are to be realized in a cost-effective manner, so that they do not generally have any quartz. However, to still enable serial communication at the required bit rate or Baud rate with such a slave bus subscriber, a header having a sync field, i.e. a field with, for example, 10 bits (including start and stop bits) and having known bit values is generally provided in the data
15 bus protocols of such serial data buses, so that a bit rate or Baud rate can be determined from the time sequence of the edges of the individual bits. But since such sync fields are generally relatively short, frequently having 10 bits in particular (including start and stop bits), the determination of the bit rate is not very accurate. Furthermore, in many applications interference is superimposed on the serially transmitted signals and thus also on the sync
20 field. In addition, the signals have jitter i.e. time based errors, so that the predefined signal sequence allows only an imprecise determination of the bit rate on account of its limited length.

 All said problems may cause a quite inaccurate determination of the bit rate in practice.

25

 It is an object of the present invention to indicate a slave bus subscriber which affords a more exact determination of the bit or Baud rate, as the case may be.

 This object is achieved for a first embodiment of the invention by the features
30 of the patent claim 1:

A slave bus subscriber for a serial data bus with a master bus subscriber, wherein the slave bus subscriber recognizes with the help of the header of the data packet the bit rate of a data packet whose header has a sync break field, a sync field and an ID field and is received over the data bus,, so that the periods between edges of bits having known bit intervals of at least the sync field and the sync break field are evaluated and the bit rate is determined from the evaluated periods.

For recognizing the bit rate, the slave bus subscriber according to the invention evaluates not only the bits of the sync field actually provided for it, but also known bits of an additionally transmitted sync break field as well as preferably also the known bits of an ID field further transmitted in the header.

A requirement for the evaluation of these further fields is that they contain bits having known position and known values, whose positions and thus mutual intervals of the bits must be known. Thus with the known positions and known bit values the time sequence of the edges of these known bits can also be evaluated. This takes place, in principle, in the same manner as the evaluation of the bits of the sync field. Distinctly greater accuracy can be achieved, however, by using other bits of other fields, for example, the accuracy of the bit rate detection is tripled by using a total of 24 bits of the first two fields instead of the 8 bits customarily used. The bit rate can be determined in a manner known per se from the established intervals of the evaluated edges of the known bits of these two fields up to the beginning of the third field (Note: the falling edge of the start bit of the third field is needed!).

Furthermore, a clearly reduced susceptibility to interference and jitter is achieved by the broader base i.e. the higher number of bits on which the bit rate recognition is based.

Furthermore, there is the advantage that a slave bus subscriber working in accordance with the invention can be used in a data bus in common with slave bus subscribers that do not evaluate several fields for the bit rate recognition, but that use only 1 field for the bit rate recognition, as provided in the state of the art.

Advantageously, the start and stop bits of the fields can be used for determining the intervals of certain bits, as is provided according to one embodiment of the invention as claimed in claim 2, because these start and stop bits have known positions and values.

The evaluation of known bits i.e. bits of known values and known positions within the three fields assumes that also the stop bit of the sync break field has a specified

time length, preferably the period predefined for 1 bit or a predefined number of stop bits. This is often the case in known systems. However, there may also be master bus subscribers in systems, which master bus subscribers do not adhere to these rules and select the periods or number of stop bits of the sync break field differently or variably. Therefore, it is proposed according to another embodiment of the invention as claimed in claim 3 that this time length is signaled to the slave or programmed in the slave if the time length of the stop bit of the sync break field is known.

Another embodiment of the invention as claimed in claim 4 describes special bits, which are generally fixedly predefined in the above-described fields of the header and whose values are known, which can thus be used advantageously for the bit rate recognition as invented.

Another embodiment of the invention as claimed in claim 5 provides that several bits of the ID field, where known, are incorporated in the bit rate recognition. If the ID code of the master bus subscriber is known, which is generally the case, a further improvement in the accuracy and security of bit rate recognition is provided.

As already mentioned in the opening paragraph, the slave bus subscriber as invented can be advantageously used in a LIN data bus, which has the above-mentioned three fields of the header according to its standardization, wherein certain bits are defined, on which the bit rate recognition can be based even for unknown contents, especially of the ID field.

These and other aspects of the invention are apparent from and will be elucidated, by way of non-limitative example, with reference to the embodiments described hereinafter.

In the drawings,

- Fig. 1: shows a block circuit diagram of the slave bus subscriber as invented and
- Fig. 2 : shows a time diagram of a header of a data packet.

Fig. 1 shows a slave bus subscriber 1 as invented in the form of a block circuit diagram, which slave bus subscriber is connected to other bus subscribers over a serial data

bus DB. These bus subscribers, which are not pointed out in any further detail in Fig. 1, are particularly master bus subscribers and possibly other slave bus subscribers.

The slave bus subscriber shown in Fig. 1 has a transceiver 2 that establishes the physical connection to the data bus DB, which is a serial data bus.

5 The data bus may be, for example, a what is called LIN data bus, which is often used in vehicles for transmitting control data not relevant to safety.

 An oscillator 3 is provided in the slave bus subscriber 1, which oscillator has a low frequency accuracy, thus need not be a quartz oscillator. The construction of the oscillator provides that the structure of the slave bus subscriber can be comparatively cost-effective.
10

 Fig. 1 further shows in the slave bus subscriber 1 a circuit block 4 for bit rate or Baud rate recognition. The circuit block 4 for the bit and Baud rate recognition receives for this purpose, on the one hand, the oscillator signal of the oscillator 3 and, on the other hand, the data that were received serially over the data bus DB and passed on to the circuit
15 block 4 by means of the transceiver 2 for bit rate recognition.

 These data further reach a serial-to-parallel converter 5, which converts the serially received data into parallel data. These parallel data are passed on to a control 7 over a parallel data bus 6 provided in the slave bus subscriber 1, which control 7 carries out an evaluation of the data, which, however, in a way not further shown in more detail in Fig. 1,
20 also controls the other circuit blocks of the slave bus subscriber 1.

 In order to execute the oscillator 3 shown in Fig. 1 as simple as possible, thus for example without the need to provide any quartz oscillator and also to execute the bit rate recognition by means of the circuit block 4 as accurately and securely as possible, a special evaluation of several fields of the header that precedes every data block is executed as
25 invented. This is further explained as follows with reference to Fig. 2, which gives a schematic representation of the structure of such a header with three data packets.

 As Fig. 2 shows, the whole header as shown in Fig. 2 has a maximum of 34 bits. The header is subdivided into three fields, namely a sync break field, a sync field and an ID field. Here the sync break field, the sync field and the ID field have one start bit each; the sync field and the ID field have one stop bit each and the sync break field has at least one
30 stop bit.

 With the solutions known according to the state of the art, only the sync field is used for bit rate recognition in slave bus subscribers. Its first 8 bits represent bits having known positions and known values, so that the time intervals to the bit edges of these bits can

be evaluated and used for bit rate recognition. The main disadvantage of this is that only 8 bits are used for bit rate recognition and thus the accuracy of the bit rate recognition is relatively low. Furthermore, the low number of evaluated bits causes relatively high sensitivity to interference and jitter and to superpositioning of this data bus interference.

5 The bit rate recognition 4 in the slave bus subscriber as invented is therefore designed, as shown in Fig. 1, so that that also the bits having known positions and known values of the other fields, viz. of the sync break field and ID field are evaluated.

 The representation in Fig. 2 shows where consecutive bits have respectively changing bit values. The sync break field has 14 bits, which are set to 0 in this example, with
10 the exception of the stop bit. The ID field has 10 bits, whose contents may perhaps not be known, with the exception of the start and stop bits.

 The first two fields each have a start and stop bit at the beginning and at the end respectively, the start bit at the beginning of the field having the 0 value and the stop bit at the end of the field having the 1 value. This similarly holds for the ID field. The sync break
15 field may also have more than one stop bit, which can be communicated to the slave 1 possibly by using a corresponding signal or through programming.

 Thus, these bit positions or edges of these bits as well as the useful bits of these fields can be used for the bit rate recognition. In the simplest case, up to 24 bits of the sync break field and of the sync field can be used for the bit rate recognition. Also 7 useful
20 bits of the ID field as well as its start bit may be used for bit rate recognition, so that the bit rate recognition can reckon with a transmission time of 24 bits or 34 bits and thus the operation can be clearly more accurate than if it were based only on a transmission time of 8 bits, which is the case for solutions in accordance with the state of the art.

 The slave bus subscriber as invented has been described in the example of
25 embodiment with reference to a bus subscriber for the LIN data bus; the invention, however, is not restricted to a slave bus subscriber for this type of data bus, but can rather be used in many cases for serial data buses having a header of a known structure.

CLAIMS:

1. A slave bus subscriber for a serial data bus with a master bus subscriber, wherein the slave bus subscriber recognizes with the help of the header of the data packet the bit rate of a data packet whose header has a sync break field, a sync field and an ID field and is received over the data bus, so that the periods between edges of bits having known bit intervals of at least the sync field and the sync break field are evaluated and the bit rate is determined from the evaluated periods.
2. A slave bus subscriber as claimed in claim 1 characterized in that the sync break field, the sync field and the ID field have one start bit each, the sync field and the ID field one stop bit each and the sync break field has at least one stop bit.
3. A slave bus subscriber as claimed in claim 2, characterized in that as long as the length of or number of stop bits of the sync break field is not a priori known to the slave bus subscriber (1), this length can be indicated to the slave bus subscriber (1) or programmed in it.
4. A slave bus subscriber as claimed in claim 1, characterized in that a length of the stop bit of the sync break field deviating from one bit is taken into account when the periods are determined.
5. A slave bus subscriber according to any one of the claims 1 to 4, characterized in that the slave bus subscriber (1) evaluates at least the periods between the falling edges of the first bit of the sync break field, of five bits of the sync field and at least of the first bit of the ID field.
6. A slave bus subscriber as claimed in claim 5, characterized in that the slave bus subscriber (1) also evaluates the period positions of the falling edges of known bits of the ID field.

7. A slave bus subscriber according to any one of the claims 1 to 6, characterized in that the serial data bus is a LIN data bus.

1/2




FIG. 1




FIG. 2

INTERNATIONAL SEARCH REPORT

ational Application No

/IB2005/053300

A. CLASSIFICATION OF SUBJECT MATTER
G06F13/42 H04L7/04

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

G06F H04L

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practical, search terms used)

EPO-Internal, WPI Data, PAJ

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	WO 2004/036821 A (KONINKLIJKE PHILIPS ELECTRONICS N.V; KLOSTERS, FRANCISCUS, J; HEUTS, P) 29 April 2004 (2004-04-29) abstract page 6, line 8 - page 10, line 2	1-7
A	US 2002/101884 A1 (POHLMeyer ALDAN J ET AL) 1 August 2002 (2002-08-01) the whole document	1-7
A	US 2003/070019 A1 (DALAKURAS LAMBROS ET AL) 10 April 2003 (2003-04-10) paragraph '0023! - paragraph '0030!	1-7
	-/--	

☒ Further documents are listed in the continuation of box C.

☒ Patent family members are listed in annex.

* Special categories of cited documents :

- *A* document defining the general state of the art which is not considered to be of particular relevance
- *E* earlier document but published on or after the international filing date
- *L* document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)
- *O* document referring to an oral disclosure, use, exhibition or other means
- *P* document published prior to the international filing date but later than the priority date claimed

- *T* later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention
- *X* document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone
- *Y* document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.
- * & * document member of the same patent family

Date of the actual completion of the international search

19 January 2006

Date of mailing of the international search report

27/01/2006

Name and mailing address of the ISA

European Patent Office, P.B. 5818 Patentlaan 2
NL - 2280 HV Rijswijk
Tel. (+31-70) 340-2040, Tx. 31 651 epo nl,
Fax: (+31-70) 340-3016

Authorized officer

Albert, J

C.(Continuation) DOCUMENTS CONSIDERED TO BE RELEVANT

Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	STPHAN REY: "Introduction to LIN" INTRODUCTION TO LIN, 13 May 2003 (2003-05-13), pages 1-11, XP002263434 the whole document	1-7
A	RYLANDER & WALLIN: "LIN - Local Interconnect Bus" MASTER'S THESIS CHALMERS UNIVERSITY OF TECHNOLOGY GOTEBOG, 2003, pages 19-30, XP002263433 the whole document	1-7
A	JUERGEN CARSTENS: "Full Synchronous Clock Recovery Circuit for a LIN Protocol" IP.COM JOURNAL, IP.COM INC., WEST HENRIETTA, NY, US, 25 January 2004 (2004-01-25), XP013013851 ISSN: 1533-0001 the whole document	1-7

INTERNATIONAL SEARCH REPORT

Information on patent family members

International Application No

/IB2005/053300

Patent document cited in search report		Publication date		Patent family member(s)		Publication date
WO 2004036821	A	29-04-2004	AU	2003255918 A1		04-05-2004
			CN	1689266 A		26-10-2005
US 2002101884	A1	01-08-2002	NONE			
US 2003070019	A1	10-04-2003	DE	10147445 A1		17-04-2003
			EP	1298849 A2		02-04-2003
			JP	2003124950 A		25-04-2003